Counter block in VHDL for CADENCE