Digitally Controlled Current Sink in VHDL-AMS for CADENCE