Power-On Reset implementation for FPGA in Verilog and VHDL