FPGA Sinus wave generation with Verilog using Vivado