Design of a digital Counter in VHDL for CADENCE