How to Create a Model in Verilog-A with a Lookup Table