VerilogA Code to Stop Simulation in Cadence