Parasitic Extraction, Post-layout and Back annotating in Circuit Design