Learning electronics together
Learn how to calculate the gain of a basic 2-stage CMOS Op-Amp using Cadence Virtuoso. Explore theoretical analysis, transient simulation, and AC simulation methods to accurately measure op-amp performance, stability, and frequency response in analog circuit designs.
[Read more…] about How to Calculate the Gain of an Operational Amplifier with Cadence
Struggling to find key parameters for transistors in Cadence? Learn how to quickly and effectively characterize NMOS devices with this comprehensive guide. [Read more…] about How to Characterize NMOS Devices in Cadence: A Step-by-Step Guide
What are the differences between NMOS and PMOS devices in a CMOS technology? [Read more…] about Physical Comparison between NMOS vs PMOS Transistors
Frequently we need to add an external off-chip component to integrate in a simulation in Cadence. [Read more…] about How to Create a Spice model of a discrete component in Cadence
The Tie Cells are small circuits used to connect (or tie) gates or input logic gates to vdd power or ground. [Read more…] about Tie Cells in IC Circuits: WHY? schematic and explanations
Why are the LDOs mainly built with pmos as a pass transistor and not with nmos devices? [Read more…] about Nmos and Pmos LDO: Differences and Advantages on each Topology
