VHDL in Circuit Design - Page 2 of 2 - Mis Circuitos

Video Processing with Vivado VHDL and ZYBO Board (II)

Electronics, FPGA, VHDL24 November, 20246 January, 2018 by Alberto L.

c users alberto appdata local microsoft windows i

How to set up a video processing project with Vivado and the board Zybo, using the FPGA and programming it with VHDL.

Design of a digital Counter in VHDL for CADENCE

Cadence, Circuit Design, Mixed Signal, VHDL24 November, 202429 November, 2017 by Alberto L.

counter symbol

A digital counter with N-bits is developed in VHDL in Cadence environment for mixed-signal simulations.

A variable digital controlled Current Source in CADENCE

Cadence, Circuit Design, Mixed Signal, VHDL24 November, 202428 November, 2017 by Alberto L.

Current sink digitaly controlled symbol

A digital model and an analogue circuit of a dependent or adjustable current Source is created in Cadence.