Miller compensation is the most popular technique to ensure frequency stability. By adding a feedback capacitor between amplifier stages, it shifts the dominant pole to a lower frequency, improving Phase Margin and system stability. …
Understanding Miller Compensation: A Guide to Frequency StabilityRead More »
A typical problem in integrated circuits is distributing a digital signal to a very large node, such as clocking for registers, memories and counters. The propagation delays and skew must be minimized to avoid malfunctions. …
Fanout: How to Properly Size the CMOS Inverters in a Chain in Analog CircuitsRead More »
When two first-order RC filters are cascaded, the overall transfer function is not simply the product of two individual RC filter transfer functions… WHY? …
Several methods can be used to measure with Cadence Virtuoso the offset voltage of an operational amplifier (op-amp) using only simulations. …
Why Offset errors? How to Simulate the DC Offset in Op Amps with CadenceRead More »
The Cgd (gate-drain parasitic capacitance) in a CMOS common-source amplifier plays a significant role, especially at high frequencies. …
Cgd Gate-Drain Parasitic Capacitor effect on a CMOS Common Source AmplifierRead More »
Simulating and carrying out a proper noise analysis in Cadence is important to prevent undesired post-tapeout issues. …
How to make a Noise Analysis in Cadence step-by-stepRead More »
Charge Injection is caused by the switching action of the MOSFET, resulting in a brief injection of charge into the signal path, leading to voltage glitches. …
What is Charge Injection and Cancellation Techniques in Analog CMOS Switches (T-Gates)Read More »
Learn how to calculate the gain of a basic 2-stage CMOS Op-Amp using Cadence Virtuoso. Explore theoretical analysis, transient simulation, and AC simulation methods to accurately measure op-amp performance, stability, and frequency response in analog circuit designs.
…
How to Calculate the Gain of an Operational Amplifier with CadenceRead More »
Struggling to find key parameters for transistors in Cadence? Learn how to quickly and effectively characterize NMOS devices with this comprehensive guide. …
How to Characterize NMOS Devices in Cadence: A Step-by-Step GuideRead More »
What are the differences between NMOS and PMOS devices in a CMOS technology? …
Physical Comparison between NMOS vs PMOS TransistorsRead More »
Frequently we need to add an external off-chip component to integrate in a simulation in Cadence. …
How to Create a Spice model of a discrete component in CadenceRead More »
The Tie Cells are small circuits used to connect (or tie) gates or input logic gates to vdd power or ground. …
Tie Cells in IC Circuits: WHY? schematic and explanationsRead More »
