Design of a cmos Comparator with Hysteresis in Cadence