Design of a CMOS Comparator with Hysteresis in Cadence