Monte Carlo analysis is a statistical technique used to analyze the behavior of a circuit under varying conditions of PVT (Process, Voltage and Temperature) caused by manufacturing or environmental variations (temperature, voltage, mismatch, etc)
…
How to performe a Monte Carlo Simulation in Cadence VirtuosoRead More »
How to plot in Matlab a simulation from Cadence? How to export a Cadence graph to Matlab?
…
How to export a Plot from a Cadence Simulation to graph in MatlabRead More »
To fabricate a prototype of a IC chip is very expensive and it needs from several months up to 1 year to be finished. WHY???
Let’s explore all the designing steps that a CHIP requires… …
How is the Design Process of Microchips: Analog IC Design Flow to TapeoutRead More »
It has always been a bit intriguing and even confusing the nomenclature of these power supply voltages (Vdd and Vss) or (Vcc and Vee). But Why? …
What are the meaning of Vdd and Vss? Vcc and Vee?? GND?Read More »
Fabricating silicone customized sumo wheels is a crucial factor to obtain high friction and therefore increase traction, torque and grip. …
How to make the best sumo Robot Wheels to increase the Grip and TorqueRead More »
Here the solar cell Panasonic AM-1456 is going to be tested in the lab. These measurements were taken in terms of choosing a solar cell for energy harvesting. …
The PiN photodiode SFH206 from the vendor Osram was tested and characterised in the lab to obtain the power curve.
…
Here the solar cell IXYS KXOB22 -04X3F is going to be tested in the lab. These solar cell were chosen in a project for solar energy harvesting. …
Lab Characterization of the Solar Cell IXYS KXOB22Read More »
A model of the solar cell is built in Verilog-ams. This is needed in order to perform the simulation of the MPPT in a Solar Energy Harvester. …
Change the color of some wires in Cadence Virtuoso can be useful in schematics with a lot of wires. …
How to generate a high-frequency PWM signal with an FPGA (Zybo) writing a custom IP in Vivado. …
The fastest FPGA PWM Signal with Zybo and Vivado (VHDL)Read More »
A second order active bandpass filter by cascading two staggered tuned first order bandpass filters is shown, built and tested. …
