This auxiliary block in Cadence is a Nice to Have in your Library!
This block stops or finishes a Cadence transient simulation when an output signal reaches a desired value.
…
VerilogA Code to Stop a Transient Simulation in CadenceRead More »
In DRC checks, the WARNING “OFFGRID vertex on layer M1 at location xx,xxx,xxx in cell XXX”. …
It is a bit annoying working with schematics in Cadence Virtuoso, and you “CHECK&SAVE” to see the window emerging with the same warnings you already know. …
How to Find Warning Errors in Cadence (or ignore them)Read More »
Is it possible to integrate Inductors on-chip? What kind of inductors are available in IC? Are they feasible and useful?
…
An Overview of On-chip Inductors for Integrated Circuits IC. Types, Pro & ConsRead More »
How to program an FPGA to output a square clock signal with a variable frequency and with two non-overlapping clock signals. …
Monte Carlo analysis is a statistical technique used to analyze the behavior of a circuit under varying conditions of PVT (Process, Voltage and Temperature) caused by manufacturing or environmental variations (temperature, voltage, mismatch, etc)
…
How to performe a Monte Carlo Simulation in Cadence VirtuosoRead More »
How to plot in Matlab a simulation from Cadence? How to export a Cadence graph to Matlab?
…
How to export a Plot from a Cadence Simulation to graph in MatlabRead More »
To fabricate a prototype of a IC chip is very expensive and it needs from several months up to 1 year to be finished. WHY???
Let’s explore all the designing steps that a CHIP requires… …
How is the Design Process of Microchips: Analog IC Design Flow to TapeoutRead More »
A model of the solar cell is built in Verilog-ams. This is needed in order to perform the simulation of the MPPT in a Solar Energy Harvester. …
Change the color of some wires in Cadence Virtuoso can be useful in schematics with a lot of wires. …
How to generate a high-frequency PWM signal with an FPGA (Zybo) writing a custom IP in Vivado. …
The fastest FPGA PWM Signal with Zybo and Vivado (VHDL)Read More »
A second order active bandpass filter by cascading two staggered tuned first order bandpass filters is shown, built and tested. …
